Abstract: The use of simulation and macromodels to assess the performance of a typical interconnecting system is addressed. A receiver macromodel including threshold decision of received signals is proposed, and an efficiency analysis demontrates that the use of well-designed macromodels for all parts of the transmission chain dramatically speeds up the simulation. Also, a careful discussion of simulated eye diagrams shows that macromodels guarantee timiig accuracy even in very long bit sequences.
Introduction
Data transmission in modem ICT devices requires higher and higher bit rates, and the analog nature of transmitting digital data on interconnects becomes increasingly important. This trend involves interconnects and links at any scale, from chip to system level, and reproduces also at smaller scales the transmission problems that are typical of traditional data link. Thus, the designers need to worry more and more of the analog signals reaching the receiver input and the corresponding eye diagrams, from which information on the data link reliability and bit error rate can be extrapolated.
In the design phase, the prediction of received signals and the generation of eye diagrams is currently done by means of analog simulation. In order to highlight those critical effects like jitter, intersymbol interference, crosstalk, etc., simulations must be able to handle very long bit streams on transmission structures that are realistically modeled. This requirement inevitably calls for a simulation power that might exceed the capacity of available computers. Efficient models are therefore imperative, and a combination of driver and receiver macromodels with a clever solution method of long interconnects, and a reduced-order representation of connectors and junctions has been demonstrated to potentially enable the simulation of data link operation during the transmission of long bit sequences [I] . Of course, questions may arise about the accuracy of data link performances assessed by using device macromodels, that are approximations of reality. In particular, the accumulation of errors during the simulation of a very long bit-stream transmission might raise concems about the validity of simulation results. The aim of this paper is to discuss the impact of device macromodels on the accuracy of signal integrity and performance predictions for critical data link of ICT devices. Figure 1 shows the structure of a typical data link, that is composed of a driver (left side) and a receiver (right side) communicating via an interconnect, and energized by a common power supply network. For this structure, the performance assessment requires the simulation of u2(t) (for checking timing and distortion effects), as well as of the eye diagram at the receiver level, essential for the prediction of the bit error rate of the link.
The scheme of Fig 1 defines also u3(t) , that is the analog output of the first receiver stage, where vz(t) is compared with a threshold value. This signal v3 is presently not considered by the designers, since it is not readily accessible, if one-port models of the receivers are used. However, it has two great advantages, i.e., it includes the threshold detection carried out by the receiver, and it carries additional information on the effects of the power supply noise and of elecaomagnetic interferences as they reach the logic core of the receivers. Later in this paper, we discuss the value 0-7803-667-1/04/$20.00 0 2004 IEEE of including v3 in the receiver model and using it for the performance estimation of an entire data link.
Device macromodels
This Section shortly reviews the basic macromodels of CMOS drivers and receivers. For drivers, we use the stateof-the-an Mrlog approach [Z], briefly outlined below. For receivers, we propose an extension of conventional one-port models, as elaborated in Sect. 2.2.
Drivers
Macromodeling of single-ended CMOS drivers is a well-established process, providing a mathematical relationship between the analog port voltage and current variables (vl ands il in Fig. I) , controlled by the DATA stream of Fig. 1 .
Since the input signal, even if accessible from measurements or simulation, can be hardly included directly in the macromodel definition, the best way to create a driver macromodel is by means of a two-piece model representation, where the input signal acts as a logic input forcing the state 'transition only, and the output buffer behavior turns out to be almost uncorrelated to the small amplitude variations of such an input signal. As an example, for the driver of Fig. 1 this writes where ifi and i~ are dynamic submodels accounting for the port behavior at fixed logic High or Low state, respectively, and W H and W L are weighting coefficients playing the d e of the input signal and accounting for logic state transitions.
A detailed discussion ofpossible representations of (I) can be found in [3], and a model extension, that includes the variation of power supply terminals VDDl and VSSl as well the inclusion of temperature parameter and the hi-state operation is discussed in [Z].
Receivers ii(t) = WH(t)iH(tJi,d/dt) + W~( t ) i~( W , d / d t )
(1)
The conventional model representation for the receiver input port is obtained as a sum of a static and a dynamic part, as follows
where submodel fa is the Zdimensional static characteristic of the input port of the receiver and submodel f d is a general nonlinear dynamic model. A similar representation holds for Current idd2. In this work, the static surface f. 
17-1.
In order to model the transmission between the receiver input and output ports, the analog output feeding the logic core v3 is represented as a controlled voltage source, since the logic core behaves as a fixed load for the receiver output 
Discussion of test cases
In order to study the influence of device macromodels on data links performance assessment, we simulate the operation of the typical data link shown in Fig. 1 by using different combinations of driver and receiver models. The interconnect between driver and receiver is an 8 cm-long MCM land, that is modeled as a lossy dispersive transmission line. The power supply network is considered either ideal or modeled by a lumped equivalent (see below), and no transitions or junctions are included in the transmission path, for the sake of simplicity. A high-speed IBM CMOS transceiver (VDD = 1.8 V) is used in place of the driver and of the receiver. approximate MM set.
